IP Design Verification Engineer

Intel

Santa Clara, CAFresher1h agovia LinkedInH-1B sponsor · 8 entry-level filings

The Role and Impact

As an IP Design Verification Engineer, you will play a critical role in ensuring the functionality, quality, and reliability of Intel's cutting-edge designs. You will collaborate with cross-functional teams to verify complex IP blocks, contributing directly to product integrity and performance. Day-to-day tasks include developing test plans, building verification environments, and executing tests to identify and resolve issues early in the design process, ensuring robust designs that meet project goals.

Business Group

The Data Center Group (DCG) drives innovation to deliver world-class solutions for the computing and storage needs of global enterprises, cloud providers, and communication service providers.

Key Responsibilities

  • Develop and implement detailed test plans for verification of IP blocks.
  • Build and maintain verification environments using industry-standard tools and methodologies.
  • Execute functional and performance tests to identify design issues and ensure compliance with specifications.
  • Debug and analyze failures, working closely with design, architecture, and validation teams to resolve complex technical challenges.
  • Generate verification reports and documentation to track progress and ensure alignment with project milestones.

Requirements & Tech Stack

Minimum Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 6+ months of hands-on experience in design verification, demonstrated through internships, academic projects, coursework, or hands-on training OR a Master's degree in Electrical Engineering, Computer Engineering, or a related field with no prior professional experience.
  • 6+ months of hands-on experience with hardware description languages such as Verilog or SystemVerilog.
  • 6+ months of hands-on experience with simulation and debugging tools (e.g., VCS, ModelSim).
  • 6+ months experience with verification methodologies, including UVM.

Preferred Qualifications

  • Knowledge of scripting languages (e.g., Python, Perl) for automation and productivity enhancement.
  • Strong analytical and problem-solving skills to debug and resolve complex design challenges.
  • Excellent communication and collaboration abilities to thrive in cross-functional environments.

Work Model

This role will be eligible for our hybrid work model.

Location

  • Primary Location: US, California, Santa Clara
  • Additional Locations: [Not specified]

H-1B sponsor

Intel filed 8 entry-level H-1B applications for new hires (Oct 2025 - Jun 2026, Department of Labor).

See their H-1B record →

Entry-Level Jobs in the US · last 7 days

60 openings · all need no experience

Most hiring: Nominal, Coborn's, Inc., UF Health

See all 60 →

FirstHire never charges to apply, and real employers don't ask for money for tests, interviews or offer letters. How we list jobs · Report this job