Physical Design Staff Engineer
Qualcomm
Noida, Uttar Pradesh, India2–8 yrs7h agovia LinkedIn
This job at a glance
- Who can apply
- 2–8 years of experience · Bachelor's degree or Master's degree
- Must know
- Linux
- Work
- On-site in Noida
- Pay
- Not stated by the employer.
- Skill demand
- Linux4%of 98 similar fresher jobs posted in India this week
- Listed
- 4 Nov 2026 · still open
Sign in free to see which of these skills your resume already shows.
About the Role
As a Qualcomm ASIC Engineer, you will define, model, design (digital and/or analog), optimize, verify, validate, implement, and document IP (block/SoC) development for a variety of high performance, high quality, low power world class products. Qualcomm Engineers collaborate with cross-functional groups to determine product execution path.
Key Responsibilities
- Complete ownership on PNR implementation (Floorplanning, Placement, CTS, post_route, etc.) on latest nodes.
- Signoff knowledge is mandatory (STA, Power analysis, FV, low power verification, PV, etc).
- Quick learner with good analytical and problem-solving skills.
- General Summary PNR implementation for Qualcomm SoCs.
Requirements & Tech Stack
- Good hands-on experience on Floorplanning, PNR, and STA flows.
- Good knowledge on Placement/ Clock Tree Synthesis (CTS), optimization, etc.
- Good understanding on signoff domains – LEC/CLP/PDN knowledge, etc.
- Good knowledge on Unix/Linux – Perl/TCL fundamentals/scripting.
Qualifications
- Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.
OR
- Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience.
OR
- PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
- 8+ years Hardware Engineering experience or related work experience.
- 8+ years' experience with PNR flow in latest tech nodes (e.g., 4nm/5nm/7nm/10nm).