NOC Design Verification Engineer

About the Role

Seeking a highly skilled and self-driven Design Verification Engineer to lead verification of complex AI, Networking, Datacenter, HPC, and Interconnect IPs/Sub-systems. The candidate should demonstrate strong ownership, technical depth, and the ability to independently drive verification from architecture understanding through signoff-quality closure.

Key Responsibilities & Skills

• Expert in SystemVerilog (SV) and UVM, with hands-on experience in building reusable verification environments, UVCs/agents, sequences, scoreboards, checkers, assertions, and coverage infrastructure.
• Strong expertise in verification planning, constrained-random verification, SVA, functional coverage closure, regression management, and signoff methodologies.
• Proven ability to independently own and execute IP/Sub-System DV from specification review to verification closure.
• Strong debugging skills across RTL, protocol, architecture, performance, and testbench issues, with demonstrated root-cause analysis capability.
• Experience in verifying NoC, coherent/non-coherent interconnects, memory/cache subsystems, AI accelerators, or complex data movement fabrics.
• Deep protocol verification expertise in one or more of:
• PCIe (Gen4/5/6)
• USB (USB3.x/USB4)
• Ethernet (10G/25G/100G/400G+)
• CXL
• Other high-speed serial/networking protocols
• Experience with AI Scale-Up / Scale-Out Interconnects such as UAL, UMAC, eSUN, or equivalent accelerator cluster fabrics.
• Strong understanding of AMBA protocols (AXI, AHB, ACE, CHI) and coherency architectures.
• Knowledge of performance verification, QoS validation, congestion analysis, scalability testing, and system-level qualification.
• Proficiency in Python, Shell, Perl, or Tcl for regression automation, infrastructure development, and productivity enhancement.
• Familiarity with industry-standard simulators, debug tools, coverage tools, CI/CD workflows, emulation, and verification automation frameworks.
• Strong collaboration, communication, technical leadership, and execution skills with the ability to thrive in a fast-paced environment.

Preferred Experience

• Verification experience in SoC, AI/ML Accelerators, Networking, Datacenter, Multi-Die, or HPC platforms.
• Exposure to SystemC/TLM modeling, performance modeling, emulation/prototyping, and post-silicon correlation.
• Track record of delivering first-pass verification closure for complex IPs and subsystems.

Qualifications

• B.Tech/M.Tech in Electronics, Electrical Engineering, Computer Science, VLSI, or related disciplines from reputed Tier-1 institutions (IITs, NITs, IIITs, BITS, or equivalent).
• Relevant industry experience aligned with the position level, demonstrating strong expertise in Design Verification, SV/UVM methodologies, protocol verification, and architecture-driven validation.
• Proven history of technical ownership and successful delivery of complex IP, Sub-System, or SoC verification programs.

Ideal Candidate

A hands-on verification expert with deep protocol knowledge, strong debugging capability, and the ability to independently architect, execute, and close verification of next-generation AI and high-performance silicon designs.