
ASIC Engineer Intern, Design Verification
Meta Platforms
About the Role
- ASIC Engineer Intern, Design Verification
Key Responsibilities
- Collaborate with cross-functional teams to design and develop new ASICs.
- Develop and implement verification environments for complex digital circuits.
- Write and debug testbenches using SystemVerilog and other relevant tools.
- Participate in code reviews and ensure high-quality deliverables.
- Work closely with engineers to identify and resolve technical issues.
- Contribute to the development of best practices and standards for design verification.
Requirements & Tech Stack
- SystemVerilog



